Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
نویسندگان
چکیده
As the density and operating speed of CMOS VLSI chips increases, leakage power dissipation becomes more and more significant. This paper presents a leakage power behavior in Pulse triggered flip-flop. All the designs are simulated with and without the application of leakage reduction techniques and the readings are presented. By analyzing the leakage path of flip flops we propose a method to reduce the leakage power of flip flops in this paper. The circuit are simulated using TANNER Tool SPICE simulator. The result at a frequency of 400MHz shows that proposed Flip-flop consume less power.
منابع مشابه
Behavior of Self Timed Null Convention Logic Circuits with Threshold Variations
Due to increasing overheads, it is more and more difficult for the clocked architectures to fulfill design challenges like high performance, complexity, ease of design reuse. To overcome these clocked issues, clock-less asynchronous design paradigms such as the NULL Convention Logic (NCL) is used. NCL is sine qua non in future semiconductor paradigms to face new design challenges. Several resea...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملPerformance Analysis of Sequential Element for Low Power Clocking System
The sequential element (flip-flop) is a basic building block to design any clocking system, which consists of the clock distribution tree and flip-flops. A large portion of the on chip power is consumed by the clocking system the total power consumption of the clocking system depends on both clocking distribution tree and also the register elements (flip-flops). The power consumption of registe...
متن کاملEnergy-Delay Space Analysis for Clocked Storage Elements Under Process Variations
In this paper we present the effect of process variations on the design of clocked storage elements. This work proposes to use the Energy-Delay space analysis for a true representation of the design trade-offs. Consequently, this work also shows a comparison of clocked storage elements under a specific set of system constraints for typical corner design and high yield corner design. Finally, we...
متن کاملEfficiency Improvement of the Flyback Converter Based on High Frequency Transformer Winding Rearrangement
In this paper, a novel method for loss reduction and efficiency optimization of the high frequency flyback transformers is proposed based on rearrangement of the windings. According to detailed analysis of the high frequency flyback transformer using FEM technique, a novel and simple approach for its design improvement and loss reduction is introduced. It is shown that leakage flux scattering i...
متن کامل